

Table 5-3. 8086 Memory Addressing Options Identified by the EA Abbreviations in Tables 5-4, 5-5, and 5-6

Memory Reference	Segment Register	Base Register	Index Register	Possible Displacements			Assembly Language Operand Mnemonic
				16-Bit Unsigned	8-Bit High-order Bit Extended	None	
Normal Data Memory Reference	DS (Alternate <sup>a</sup> CS, SS or ES)	None	SI	X	X	X	
	DS	BX	DI	X	X	X	
	SS (Alternate CS, DS or ES)	BP	SI	X	X	X	
Stack	SS	SP	BP	X	X	X	
String Data	DS	None	None	SI			
Instruction Fetch	CS	PC	None				
Branch	CS	PC	None		X		
I/O Data	DS	DX	None				

These columns contribute to OEA.  
These columns contribute to EA.

This column to be provided

The following abbreviations are used in Tables 5-4 and 5-5:

AH	Accumulator, high-order byte
AL	Accumulator, low-order byte
AL7	The value of register AL high-order bit (0 or 1) extended to a byte (0016 or FF16)
AX	Accumulator, both bytes
AX15	The value of register AH high-order bit (0 or 1) extended to a 16-bit word (000016 or FFFF16)
BD	The destination is a byte operand (used only by the Assembler)
BH	B register, high-order byte
BL	B register, low-order byte
BRANCH	Program memory direct address, used in Branch addressing option shown in Tables 5-1 and 5-2
BS	The source is a byte operand (used only by the Assembler)
BX	B register, both bytes
C	Carry status
CH	C register, high-order byte
CL	C register, low-order byte
CS	Code Segment register
CX	C register, both bytes
DADD	Data memory operands identified in Table 5-3
DATA	Eight bits of immediate data
DATA16	16 bits of immediate data
DH	D register, high-order byte
DI	Destination index register
DISP	An 8-bit or 16-bit signed displacement
DISPB	An 8-bit signed displacement
DL	D register, low-order byte
DS	Data Segment register
DX	D register, both bytes
EA	Effective data memory address using any of the memory addressing options identified in Table 5-2
ES	Extra Segment register
ES4	Status flag set to 1
I/D	Increment/decrement selector for string operations; increment if D is 1, decrement if D is 0.
LABEL	Direct data memory address, as identified in Table 5-2
N	A number between 0 and 7
O	Status flag reset to 0
OE4	Offset data memory address used to compute EA: EA = OEA + [DS] * 16
PC	Program Counter
PDX	I/O port address by DX register contents; port number can range from 0 through 65,536
PORT	A label identifying an I/O port number in the range 0 through 255-10
RB	Any one of the eight byte registers: AH, AL, BH, BL, CH, CL, DH, or DL
RBD	Any RB register as a destination
RBS	Any RB register as a source
RW	Any one of the eight 16-bit registers: AX, BX, CX, DX, SP, BP, SI, or DI
RWD	Any RW register as a destination
RWS	Any RW register as a source
SEGM	Label identifying a 16-bit value loaded into the CS Segment register to execute a segment jump
SFR	Status Flags register
S	Source index register
SP	Stack Pointer
SR	Any one of the Segment registers CS, DS, ES, or SS
SS	Stack Segment register

Shaded rows apply to EA and DADDR.

\* The segment override allows DS or SS to be replaced by one of the other segment registers

X These are displacements that can be used to compute memory addresses.

<b>U</b>	Status flag modified, but undefined
<b>v</b>	Any number in the range 0 through 255 to 10
<b>x</b>	Status flag modified to reflect result
<b>WD</b>	The destination is a word operand (used only by the Assembler)
<b>WS</b>	The source is a word operand (used only by the Assembler)
<b>[ ]</b>	Contents of the memory location addressed by the contents of the location enclosed in the double brackets
<b>[ ]</b>	The contents of the location enclosed in the brackets
<b>↔</b>	Data on the right-hand side of the arrow is moved to the location on the left-hand side of the arrow
<b>↔</b>	Contents of locations on each side of $\longleftrightarrow$ are exchanged
<b>↔</b>	The two's complement of the value under the —
<b>≠</b>	Not equal to

## INSTRUCTION EXECUTION TIMES AND CODES

Table 5-5 lists instructions in alphabetical order, showing object codes and execution times, for the 8086 and the 8088, expressed in whole clock cycles. Execution time is the time required from beginning execution of an instruction that is in the queue to beginning execution of the next instruction in the queue. The time required to place an instruction from memory into the queue (instruction fetch time) is not shown in the table; because of queuing, instruction fetch time occurs concurrently with instruction execution time and thus has no effect on overall timing, except as specifically noted in the table.

Instruction object codes are represented as two hexadecimal digits for instruction bytes without variations. Instruction object codes are represented as eight binary digits for instruction bytes with variations for the instruction. The following notation is used in Tables 5-4 and 5-5:

- [ ] indicate an optional object code byte
- a one bit choosing length:  
in bit position 0 a=0 specifies 1 data byte; a=1 specifies 2 data bytes  
in bit position 1 a=0 specifies 2 data bytes; a=1 specifies 1 data byte  
two bits choosing address length:  
no DISP = 00  
one DISP byte = 10 or 00 with bbb = 110  
two DISP bytes = 10, 00 with bbb = 110
- aa three bits choosing addressing mode:  
000 EA = (BX)+(SI)+DISP  
001 EA = (BX)+(DI)+DISP  
010 EA = (BP)+(SI)+DISP  
011 EA = (BP)+(DI)+DISP  
100 EA = (SI)+DISP  
101 EA = (DI)+DISP  
110 EA = (BP)+DISP  
111 EA = (BX)+DISP

DISP  
ddd  
rr  
reg  
00 = ES  
01 = CS  
10 = SS  
11 = DS  
three binary digits identifying a segment register:

16-bit 8-bit  
000 = AX AL  
001 = CX CL  
010 = DX DL  
011 = BX BL  
100 = SP AH  
101 = BP CH  
110 = SI DH  
111 = DI BH

Contents of the memory location addressed by the contents of the location enclosed in the double brackets

Data on the right-hand side of the arrow is moved to the location on the left-hand side of the arrow

Contents of locations on each side of  $\longleftrightarrow$  are exchanged

The two's complement of the value under the —

Not equal to

represents three binary digits identifying a source register (see reg)

represents four hexadecimal digit memory address

one bit choosing shift length:

0 count = 1

1 count = (CL)

"don't care" bit

represents two hexadecimal digits

represents four hexadecimal digits

one bit where z XOR (ZF) = 1 terminates loop

Execution time is less than or equal to instruction fetch time.

Includes up to eight clock cycles of overhead on each transfer due to queue maintenance. For conditional jumps, the lesser figure is when the test fails (no jump taken).

Effective Address calculation and extra clock cycles:

bbb	Extra Clock Periods			
	EA	(BX)+(SI)	(BX)+(DI)	(BP)+(SI)
000	0	0	0	0
000	1	1	1	1
001	1	1	1	1
001	2	2	2	2
001	2	2	2	2
010	2	2	2	2
010	3	3	3	3
011	3	3	3	3
011	4	4	4	4
100	4	4	4	4
101	5	5	5	5
110	5	5	5	5
111	6	6	6	6
	10	10	10	10

- (1) Add another 4 clock cycles for each  
16-bit operand or an odd address boundary.  
(2) Add another 4 clock cycles for each  
16-bit operand.

Substitute the clock cycles shown above wherever EA appears in Tables 5-4 and 5-5.

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Mnemonic	Operands(s)	Object Code	Clock Cycles	Operation Performed							
				O	D	I	T	S	Z	A	P
States											
MOV	RW, DADD R	88 addddbbb [DISP][DISP]	8+EA	(RW) → [EA]	Load 16 bits of data from the data memory word addressed by DADD R to register RW						
MOV	DADD R,RB	88 assssssbbb [DISP][DISP]	9+EA	[EA] → [RB]	Store the data byte from register RB in the memory byte addressed by DADD R						
MOV	DADD R,RW	88 assssssbbb [DISP][DISP]	9+EA	[EA] → [RW]	Store the data word from register RW in the memory word addressed by DADD R						
MOV	AL, LABEL	A0 PPOA	10	[EA] → [EA]	Load the data memory byte directly addressed by LABEL into register AL						
MOV	AX,LABEL	A1 PPOA	10	[AX] → [EA]	Load the 16-bit data memory word directly addressed by LABEL into register AL						
MOV	LABEL,AL	A2 PPOA	10	[EA] → [AL]	Store the 8-bit contents of register AL into the data memory byte directly addressed by LABEL						
MOV	LABEL,AX	A3 PPOA	10	[EA] → [EA]	Store the 16-bit contents of register AX into the data memory word directly addressed by LABEL						
MOV	SR,DADD R	8E aabbdbbb [DISP][DISP]	8+EA	(SR) → [EA]	Load into SR segment register SR the contents of the 16-bit memory word ad- dressed by DADD R						
MOV	DADD R,SR	8C aaabbdbb [DISP][DISP]	9+EA	[EA] → [SR]	Store the contents of segment register SR in the 16-bit memory location ad- dressed by DADD R						
MOV	RR,DADD R	8B aarrrbbb [DISP][DISP]	17+EA	[RA] → [EA]	Exchange a byte of data between register RR and the data memory location addressed by DADD R						
XCHG	RW,DADD R	87 seegggbb [DISP][DISP]	17+EA	[RW] → [EA]	Exchange 16 bits of data between register RW and the data memory location addressed by DADD R						
XCHG	XLAT	D7	11		Load into AL the data byte stored in the memory location addressed by sum- ming initial AL contents with BX contents						

Table 5-4. A Summary of 8086 and 8088 Instructions

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Memory Reference (Memory Operate) (Continued)	Mnemonic	Operands(s)	Object Code	Clock Cycles				Operations Performed			
				Stages				Operations			
CMP	DDR, RB	38 assssbbb [DISP][DISP]	9+EA	X	T	S	Z	A	P	C	
CMP	DDR,RW	39 assssbbb [DISP][DISP]	9+EA	X	X	X	X	X	R	VW	Subtracts the 8-bit contents of register RW from the data memory word addressed by DDR. Discard the result, but adjust status flags (EA) - [RB].
DEC	DDR	1111111a [DISP][DISP]	15+EA	X	X	X	X	X	E	[EL] - 1	Subtracts the 16-bit contents of register EA by the 8-bit contents of the memory word addressed by DDR. Discard the result, but adjust status flags (EA) - [EL].
DIV	AX, DADD R	6E aa10bbb [DISP][DISP]	86-96 +EA	U	U	U	U	U	U	U	Divide the 16-bit contents of register EA by the 8-bit contents of the memory word addressed by DDR. Store the remainder in AX (low-order bit) and AX (high-order bit). If the quotient is greater than FF.F, or less than FF.0, execute a "divide by 0" interrupt.
DIV	DX, DADD R	7F aa10bbb [DISP][DISP]	150-168 +EA	U	U	U	U	U	U	U	Divide the 32-bit contents of registers DX (high-order) and AX (low-order) by the 16-bit contents of register EA by the 8-bit contents of the memory word addressed by DDR. Store the remainder in AX (low-order bit) and AX (high-order bit). If the quotient is greater than FF.F, or less than FF.0, execute a "divide by 0" interrupt.
DIV	AX, DADD R	6E aa111bbb [DISP][DISP]	107-118 +EA	U	U	U	U	U	U	U	Divide the 16-bit contents of register AX by the 8-bit contents of the memory word addressed by DDR. Store the remainder in AL. If the quotient is greater than FF.F, or less than FF.0, execute a "divide by 0" interrupt.
DIV	DX, DADD R	7F aa111bbb [DISP][DISP]	171-190 +EA	U	U	U	U	U	U	U	Divide the 32-bit contents of registers DX (high-order) and AX (low-order) by the 16-bit contents of register AX by the 8-bit contents of the memory word addressed by DDR. Store the remainder in AX. If the quotient is greater than FF.F, or less than FF.0, execute a "divide by 0" interrupt.
DIV	AL, DADD R	6E aa101bbb [DISP][DISP]	86-104 +EA	X	U	U	U	X	U	U	Multiply the 8-bit contents of register AL by the 8-bit contents of the memory word addressed by DDR. Treat both numbers as signed binary numbers. Store the 16-bit product in AX (low-order bit).
IMUL	AX, DADD R	F7 aa101bbb [DISP][DISP]	134-160 +EA	X	U	U	U	X	U	U	Multiply the 16-bit contents of register AX by the 16-bit contents of the memory word addressed by DDR. Treat both numbers as signed binary numbers. Store the 32-bit product in DX (high-order word) and AX (low-order word).

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Memory Type	Memory Reference (Memory Operate)	Object Code	Operands(s)	Clock Cycles	States	Operation Performed						
						0	D	I	S	Z	A	P
ADC	RW, DADDAR	13 addddbbb [DISP][DISP]	9+EA	X		(RB) → [EA] + [RW] + [C]	Add the contents of the 16-bit word addressed by DADDAR, plus the Carry status.					
ADC	DADDRR, RB	10 assssbbb [DISP][DISP]	18+EA	X		(EA) → [EA] + [RB] + [C]	Add the 8-bit contents of register RB, plus the Carry status.					
ADC	RW, DADDAR	11 assssbbb [DISP][DISP]	16+EA	X		(EA) → [EA] + [RB] + [C]	Add the 8-bit contents of register RB, plus the Carry status.					
ADC	DADDRR, RW	09 assssbbb [DISP][DISP]	18+EA	X		(EA) → [EA] + [RW] + [C]	Add the 8-bit contents of register RW, plus the Carry status.					
ADD	RW, DADDAR	02 addddbbb [DISP][DISP]	9+EA	X		(RB) → [EA] + [RB]	Add the 8-bit contents of the data byte addressed by DADDAR.					
ADD	DADDRR, RB	03 addddbbb [DISP][DISP]	9+EA	X		(EA) → [EA] + [RB]	Add the 8-bit contents of the data byte addressed by DADDAR.					
ADD	RW, DADDAR	00 assssbbb [DISP][DISP]	16+EA	X		(EA) → [EA] + [RW]	Add the 8-bit contents of the data byte addressed by DADDAR.					
ADD	DADDRR, RW	01 assssbbb [DISP][DISP]	16+EA	X		(EA) → [EA] + [RW]	Add the 8-bit contents of register RB to the data memory byte addressed by DADDAR.					
AND	RW, DADDAR	22 addddbbb [DISP][DISP]	9+EA	0		(RB) → [EA] AND [RB]	AND the 16-bit contents of register RB to the data memory word addressed by DADDAR.					
AND	DADDRR, RB	23 addddbbb [DISP][DISP]	9+EA	0		(EA) → [EA] AND [RW]	AND the 16-bit contents of register RW with the data memory byte addressed by DADDAR.					
AND	RW, DADDAR	24 assssbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [RW]	AND the 8-bit contents of register RW with the data memory word addressed by DADDAR.					
AND	DADDRR, RW	25 assssbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [RW]	AND the 8-bit contents of register RW with the data memory byte addressed by DADDAR.					
AND	DADDRR, RB	26 assssbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [RB]	AND the 8-bit contents of register RB with the data memory byte addressed by DADDAR.					
AND	RW, DADDAR	27 assssbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [RB]	AND the 8-bit contents of register RB with the data memory word addressed by DADDAR.					
AND	DADDRR, RW	28 assssbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [RB]	AND the 8-bit contents of register RW with the data memory byte addressed by DADDAR.					
AND	DADDRR, RB	29 assssbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [RW]	AND the 8-bit contents of register RW with the data memory word addressed by DADDAR.					
AND	RW, DADDAR	30 assssbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [RW]	AND the 8-bit contents of register RW with the data memory byte addressed by DADDAR.					
AND	DADDRR, RW	31 assssbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [RW]	AND the 8-bit contents of register RW with the data memory word addressed by DADDAR.					
AND	DADDRR, RB	32 assssbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [RB]	AND the 8-bit contents of register RB with the data memory byte addressed by DADDAR.					
AND	RW, DADDAR	33 assssbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [RB]	AND the 8-bit contents of register RB with the data memory word addressed by DADDAR.					
AND	DADDRR, RW	34 assssbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [RW]	AND the 8-bit contents of register RW with the data memory byte addressed by DADDAR.					
AND	DADDRR, RB	35 assssbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [RW]	AND the 8-bit contents of register RW with the data memory word addressed by DADDAR.					
CMP	RW, DADDAR	36 addddbbb [DISP][DISP]	9+EA	X		(RB) → [EA] + [EA]	Subtract the 16-bit contents of register RB from the contents of register RW.					
CMP	DADDRR, RW	37 addddbbb [DISP][DISP]	9+EA	X		(EA) → [EA] + [EA]	Subtract the 16-bit contents of register RW from the contents of register RB.					
CMP	RW, DADDAR	38 addddbbb [DISP][DISP]	9+EA	X		(RB) → [EA]	Subtract the 16-bit contents of register RB from the data memory byte addressed by DADDAR.					
CMP	DADDRR, RW	39 addddbbb [DISP][DISP]	9+EA	X		(EA) → [EA]	Subtract the 16-bit contents of register RW from the data memory byte addressed by DADDAR.					
CMP	RW, DADDAR	40 addddbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [EA]	Subtract the 16-bit contents of register RB with the data memory byte addressed by DADDAR.					
CMP	DADDRR, RW	41 addddbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [EA]	Subtract the 16-bit contents of register RW with the data memory byte addressed by DADDAR.					
CMP	RW, DADDAR	42 addddbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [EA]	Subtract the 16-bit contents of register RB with the data memory word addressed by DADDAR.					
CMP	DADDRR, RW	43 addddbbb [DISP][DISP]	16+EA	0		(EA) → [EA] AND [EA]	Subtract the 16-bit contents of register RW with the data memory word addressed by DADDAR.					

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Memory Reference (Memory Operate) (Continued)	Operands	Object Code	Clock Cycles	Stages	Operation Performed
ROL	DADD.R.N	11010008 8801bbb [DISP][DISP] N=1	X	15+EA; 4N+20+EA	0 D I T S Z A P C	Rotates the contents of the data memory location addressed by DADD.R left through the Carry status. If $N = 1$ , then rotate one bit position. Depending on prior definition, DADD.R may address a byte:
RCR	DADD.R.N	11010008 8800bbb [DISP][DISP] N=1	X	15+EA; 4N+20+EA	0 D I T S Z A P C	Rotates the contents of the data memory location addressed by DADD.R right through the Carry status. If $N = 1$ , then rotate one bit position. Depending on prior definition, DADD.R may address a byte:
ROL	DADD.R.N	11010008 8800bbb [DISP][DISP] N>1	X	4N+20+EA	0 D I T S Z A P C	Rotates the contents of the data memory location addressed by DADD.R left, or DADD.R may address a word:
RCR	DADD.R.N	11010008 8800bbb [DISP][DISP] N>1	X	4N+20+EA	0 D I T S Z A P C	Rotates the contents of the data memory location addressed by DADD.R right, or DADD.R may address a word:
ROL	DADD.R.N	11010008 8800bbb [DISP][DISP] N>1	X	4N+20+EA	0 D I T S Z A P C	Depends on prior definition, DADD.R may address a byte:

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

## **Secondary Memory Reference (Memory Operate) (Continued)**

Type	Mnemonic	Operands(s)	Object Code	Clock Cycles	Stages	Operation Performed
INC	DADD	11111118 80000bb [DISP][DISP]	15+EA [EA] → [EA] + 1	X X X X X	O D I T S Z A P C	Increment the contents of the memory location addressed by DADD. Decrement the prior contents of the memory location addressed by DADD.
MUL	AL,DADD	F6 88100bb [DISP][DISP]	(76-83)+EA [EA] → [AL] • [EA]	U U U U X		Multiply the 8-bit contents of register AL by the contents of the memory location addressed by DADD. Treat both numbers as unsigned binary numbers. Store the 16-bit product in AX.
MUL	MUL	F7 88100bb [DISP][DISP]	(124-139)+EA [EA] → [AX] • [EA]	U U U U X		Multiply the 16-bit contents of register AX by the 16-bit contents of the memory location addressed by DADD. Treat both numbers as unsigned binary numbers. Store the 32-bit product in DX (high-order word) and AX (low-order word).
MUL	DADD	11110118 88011bb [DISP][DISP]	16+EA [EA] → [EA]	X X X X X		Twos complement the contents of the memory location addressed by DADD. Depend-ing on the prior definition of DADD, an 8-bit or 16-bit memory location may be treated as a signed binary number. Depending on the prior definition of DADD, an 8-bit or 16-bit memory location may be treated as a signed binary number. Store the result in AX.
NOT	DADD	11110118 88010bb [DISP][DISP]	16+EA [EA] → NOT [EA]	X X X X X		Depend-ing on the prior definition of DADD, an 8-bit or 16-bit memory location may be treated as a signed binary number. Ones complement the contents of the memory location addressed by DADD. Depend-ing on the prior definition of DADD, an 8-bit or 16-bit memory location may be treated as a signed binary number. Store the result in AX.
NEG	DADD	11110118 88011bb [DISP][DISP]	16+EA [EA] → [EA]	X X X X X		Depend-ing on the prior definition of DADD, an 8-bit or 16-bit memory location may be treated as a signed binary number. Ones complement the contents of the memory location addressed by DADD. Depend-ing on the prior definition of DADD, an 8-bit or 16-bit memory location may be treated as a signed binary number. Store the result in AX.
OR	RB,DADD	0A 88dbbbb [DISP][DISP]	9+EA [RB] → [EA] OR [RB]	X X X U X		Depend-ing on the prior definition of RB, an 8-bit or 16-bit memory location may be treated as a signed binary number. Ones complement the contents of register RB with the data memory byte addressed by RB. DDR. Store the result in RB.
OR	RW,DADD	0B 88dbbbb [DISP][DISP]	9+EA [RW] → [EA] OR [RW]	X X X U X		Depend-ing on the prior definition of RW, an 8-bit or 16-bit memory location may be treated as a signed binary number. Ones complement the contents of register RW with the data memory byte addressed by RW. DDR. Store the result in RW.
OR	DADD,RR	08 88ssssbb [DISP][DISP]	16+EA [EA] → [EA] OR [RB]	X X X U X		Depend-ing on the prior definition of RB, an 8-bit or 16-bit memory location may be treated as a signed binary number. OR the 8-bit contents of register RB with the data memory byte addressed by RB. DDR. Store the result in the data memory byte addressed by RB.
OR	DADD,RW	09 88ssssbb [DISP][DISP]	16+EA [EA] → [EA] OR [RW]	X X X U X		Depend-ing on the prior definition of RW, an 8-bit or 16-bit memory location may be treated as a signed binary number. OR the 16-bit contents of register RW with the data memory byte addressed by RW. DDR. Store the result in the data memory word by DDR.

## Secondary Memory Reference (Memory Operate) (Continued)

Opnd	Mnemonic	Operand(s)	Object Code	Clock Cycles	Stages	Operation Performed							
						O	D	I	T	S	Z	A	P
SAL	DDDR.N	110100va 88001bbb [DISP][DISP]	N=15+EA	X		X							
SAR	DDDR.N	110100va 88111bbb [DISP][DISP]	N=15+EA	X		X	X	X	X	X			
SBB	RB,DDDR	1A adddbbb [DISP][DISP]	N=15+EA	X		X	X	X	X	X			
SBB	RB,DDDR	1B adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RW,DDDR	19 assssbbb [DISP][DISP]	16+EA	X		X	X	X	X	X			
SBB	SHR	SHR DDDR.N	110100va 88010bbb [DISP][DISP]	N=15+EA	X		X	X	U	X	X		
SUB	RW,DDDR	2B adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SUB	DBBR,RB	28 assssbbb [DISP][DISP]	16+EA	X		X	X	X	X	X			
SUB	DBBR,RW	29 assssbbb [DISP][DISP]	16+EA	X		X	X	X	X	X			
TEST	DBBR,RB	84 sffffbbb [DISP][DISP]	9+EA	0		X	X	U	X	0			

Table 5-A. A Summary of 8086 and 8088 Instructions (Continued)

## Secondary Memory Reference (Memory Operate) (Continued)

Opnd	Mnemonic	Operand(s)	Object Code	Clock Cycles	Stages	Operation Performed							
						O	D	I	T	S	Z	A	P
SAL	DDDR.N	110100va 88001bbb [DISP][DISP]	N=15+EA	X		X							
SAR	DDDR.N	110100va 88111bbb [DISP][DISP]	N=15+EA	X		X	X	U	X				
SBB	RB,DDDR	1A adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RB,DDDR	1B adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RW,DDDR	19 assssbbb [DISP][DISP]	16+EA	X		X	X	X	X	X			
SBB	SHR	SHR DDDR.N	110100va 88010bbb [DISP][DISP]	N=15+EA	X		X	X	U	X	X		
TEST	DBBR,RB	84 sffffbbb [DISP][DISP]	9+EA	0		X	X	U	X	0			

Table 5-A. A Summary of 8086 and 8088 Instructions (Continued)

## Secondary Memory Reference (Memory Operate) (Continued)

Opnd	Mnemonic	Operand(s)	Object Code	Clock Cycles	Stages	Operation Performed							
						O	D	I	T	S	Z	A	P
SAL	DDDR.N	110100va 88001bbb [DISP][DISP]	N=15+EA	X		X							
SAR	DDDR.N	110100va 88111bbb [DISP][DISP]	N=15+EA	X		X	X	U	X				
SBB	RB,DDDR	1A adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RB,DDDR	1B adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RW,DDDR	19 assssbbb [DISP][DISP]	16+EA	X		X	X	X	X	X			
SBB	SHR	SHR DDDR.N	110100va 88010bbb [DISP][DISP]	N=15+EA	X		X	X	U	X	X		
TEST	DBBR,RB	84 sffffbbb [DISP][DISP]	9+EA	0		X	X	U	X	0			

## Secondary Memory Reference (Memory Operate) (Continued)

Opnd	Mnemonic	Operand(s)	Object Code	Clock Cycles	Stages	Operation Performed							
						O	D	I	T	S	Z	A	P
SAL	DDDR.N	110100va 88001bbb [DISP][DISP]	N=15+EA	X		X							
SAR	DDDR.N	110100va 88111bbb [DISP][DISP]	N=15+EA	X		X	X	U	X				
SBB	RB,DDDR	1A adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RB,DDDR	1B adddbbb [DISP][DISP]	9+EA	X		X	X	X	X	X			
SBB	RW,DDDR	19 assssbbb [DISP][DISP]	16+EA	X		X	X	X	X	X			
SBB	SHR	SHR DDDR.N	110100va 88010bbb [DISP][DISP]	N=15+EA	X		X	X	U	X	X		
TEST	DBBR,RB	84 sffffbbb [DISP][DISP]	9+EA	0		X	X	U	X	0	</td		

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Memory	OpCode	Object Code	Clock Cycles	Stages	Operation Performed
JMP	DATA16	FF 1100reg	24+EA*			Jump to memory location whose address is contained in register RW.
JMP	DATA16	FF 11100reg	11			Jump indirect into a new segment. The 16-bit contents of the data memory words addressed by DDR1 is loaded into PC. The next segment register [RA] → [RW].
JMP	DATA16	FF 11101bbb	24+EA*			Jump to memory whose address is contained in register RW.
CALL	BRANCH,	8A PPOA PPOA	19..			Call a subroutine in the current program segment using direct addressing [SP] → [PC]. [SP] → [SP-2]. [PC] → [EA].
CALL	BRANCH,	9A PPOA PPOA	28..			Call a subroutine in the current program segment using direct addressing [SP] → [CS]. [SP] → [SP-2]. [PC] → [EA].
CALL	SEGMENT	EE DISP DISP	19..			Call a subroutine in another program segment using direct addressing [CS] → DATA16.
CALL	BRANCH,	EE DISP DISP	19..			Call a subroutine in another program segment using direct addressing [CS] → DATA16.
CALL	BRANCH,	EE DISP DISP	19..			Call a subroutine in another program segment using direct addressing [CS] → DATA16.
CALL	BRANCH,	EE DISP DISP	19..			Call a subroutine in another program segment using direct addressing [CS] → DATA16.
CALL	BRANCH,	EE DISP DISP	19..			Call a subroutine in another program segment using direct addressing [CS] → DATA16.
CALL	DADDRCS	FF 80010bbb	21+EA*			BRAANCH and SEMI are labels that become words; they are loaded into PC and CS, respectively.
CALL	DADDR	FF 80010bbb	21+EA*			The addresses of the subroutine called is stored in the 16-bit data memory word addressed by DDR1.
CALL	DADDR,CS	FF 80011bbb	37+EA*			The addresses of the subroutine called is stored in the 16-bit data memory word addressed by DDR1.
CALL	CALL	FF 11010reg	16..			Call a subroutine in a different program segment using immediate addressing [PC] → [SP]. [SP] → [SP-2]. [PC] → [EA].
RET	CS	C3	8..			Call a subroutine whose address is contained in register RW.
RET	CS	CB	12..			Return from a subroutine in another segment [PC] → [SP] + 2
RET	DATA16	C2 YYYY	17..			Return from a subroutine in the current segment and add an immediate displacement to SP [PC] → [SP]. [SP] → [SP] + 2 + DATA16
RET	CS_DDATA16	CA YYYY	18..			Return from a subroutine in another segment [PC] → [SP]. [SP] → [SP] + 2 + DDATA16

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	BOC (Cont.)	Register – Register Move	Block Transfer and Search									
Mnemonic	Operands(s)	Object Code	Clock Cycles	Instruction Details								
				Registers				Operands				
MOV	RBD,RBS	8A11ddddd	2*					(RBD) → [RBS]				
MOV	RWD,RWS	8B 11ddddd	2*					(RWD) → [RWS]				
MOV	SRR,WV	8E 110rrss	2*					Move the contents of any RW register to any RB register [SR] → [RWs]				
MOV	RW,SR	8C 110rrddd	2*					Move the contents of any RW register to any Segmented register [RWd] → [SR]				
MOV	AX,RW	10010rrgg	3*					Move the contents of any Segmented register to any RW register [AX] → [RW]				
XCHG	RB,RRB	86 11regreg	4*					Exchange the contents of any two RB registers [RB] → [RRB]				
XCHG	RW,RW	87 11regreg	4*					Exchange the contents of any two RW registers [RW] → [RW]				
CMP\$	WD,WS	A7	22	X /D	X	X	X	[SI] → [DI], [SI] ≠ 1, [DI] ≠ 2	Compare the data words addressed by the SI and DI index registers using string data addressing			
CMP\$	BD,BS	A6	22	X /D	X	X	X	[SI] → [DI], [SI] ≠ 1, [DI] ≠ 2	Compare the data bytes addressed by the SI and DI index registers using string data addressing			
LODS	WD,WS	AC	12	X /D	X	X	X	[AL] → [SI], [SI] → [DI] ≠ 1	Move a byte from the location addressed by the SI index register to the AL register using string data addressing			
LODS	BD,BS	AD	12	X /D	X	X	X	[AX] → [SI], [SI] → [DI] ≠ 1	Move a word from the 16-bit location addressed by the SI index register to the AX register using string data addressing			
MOV	WD,WS	AA	18	I/D				[DI] → [SI], [SI] ≠ 1, [DI] → [DI] ≠ 2	Move a byte from the location addressed by the SI index register to the extra segment location addressed by the DI index register using string data addressing			
MOV	WD,WS	A5	18	I/D				[DI] → [SI], [SI] ≠ 1, [DI] → [DI] ≠ 2	Move a byte from the location addressed by the SI index register to the extra segment location addressed by the DI index register using string data addressing			
MOV\$	WD,WS								For these instructions, the default destination segment register cannot be determined.			

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands(s)	Object Code	Clock Cycles	Instructions	Operatin Performed
				O D I T S Z A P C	States	
JAE	DISP8	73 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if C is 0	
JB	DISP8	72 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if C is 1	
JBE	DISP8	76 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if C or Z is 1	
JCXZ	DISP8	E3 DISP	6 or 18..	[PC] → [PC] + DISP8	Branch if CX register contents is 0	
JGE	DISP8	74 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if the CX register contents is 0	
JG	DISP8	7F DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if Z is 1	
JLE	DISP8	7D DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if Z is 0 or the S and O statuses are the same	
JL	DISP8	7C DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if the S and O statuses are the same	
JNE	DISP8	7E DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if Z is 1 or the S and O statuses differ	
JNB	DISP8	75 DISP	4 or 16..	[PC] → [PC] + DISP8	See JA	
JNAE	DISP8	76 DISP	4 or 16..	[PC] → [PC] + DISP8	See JAE	
JNBE	DISP8	77 DISP	4 or 16..	[PC] → [PC] + DISP8	See JB	
JNLE	DISP8	78 DISP	4 or 16..	[PC] → [PC] + DISP8	See JL	
JNNE	DISP8	79 DISP	4 or 16..	[PC] → [PC] + DISP8	See JNE	
JNP	DISP8	7B DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if O is 0	
JNS	DISP8	7D DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if O is 1	
JNZ	DISP8	7A DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if P is 0	
JZ	DISP8	70 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if P is 1	
JZP	DISP8	71 DISP	4 or 16..	[PC] → [PC] + DISP8	See JP	
JNO	DISP8	72 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if S is 0	
JNL	DISP8	73 DISP	4 or 16..	[PC] → [PC] + DISP8	Branch if S is 1	
JNGE	DISP8	74 DISP	4 or 16..	[PC] → [PC] + DISP8	See JGE	
JNGB	DISP8	75 DISP	4 or 16..	[PC] → [PC] + DISP8	See JBE	
JNLE	DISP8	76 DISP	4 or 16..	[PC] → [PC] + DISP8	See JL	
JNNE	DISP8	77 DISP	4 or 16..	[PC] → [PC] + DISP8	See JNE	
JNPF	DISP8	78 DISP	4 or 16..	[PC] → [PC] + DISP8	See JPF	
JNPF8	DISP8	79 DISP	4 or 16..	[PC] → [PC] + DISP8	See JPF8	
JPE	DISP8	7A DISP	4 or 16..	[PC] → [PC] + DISP8	See JPF	

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands(s)	Object Code	Clock Cycles	Stages	Operation Performed	Register - Register Operate (Continued)
ADC	RBD,RBS	12 11ddddd	3.	X X X X X X	RBD → [RBD + [RBS + [C]]]	Add the 8-bit contents of register RBS, plus the Carry status, to register RBD	Block Transfer and Search (Continued)
ADC	RWD,RWS	13 11ddddd	3.	X X X X X X	RWD → [RWD + [RWS + [C]]]	Add the 8-bit contents of register RWS, plus the Carry status, to register RBD	Block Transfer and Search (Continued)
ADD	RBD,RBS	02 11ddddd	3.	X X X X X X	RWD → [RBD + [RBS + [C]]]	Add the 8-bit contents of register RBS to register RBD	Block Transfer and Search (Continued)
ADD	RWD,RWS	03 11ddddd	3.	X X X X X X	RWD → [RWD + [RWS + [C]]]	Add the 8-bit contents of register RWS to register RWD	Block Transfer and Search (Continued)
AND	RWD,RBS	22 11ddddd	3.	0 0 0 0 0 0	(RWD) → [RBD AND RBS]	AND the 16-bit contents of register RBS to register RWD	Block Transfer and Search (Continued)
AND	RWD,RWS	23 11ddddd	3.	0 0 0 0 0 0	(RWD) → [RWD AND RWS]	AND the 16-bit contents of register RWS to register RWD	Block Transfer and Search (Continued)
CBW		98	2.	X X X X X X	(AH) → [AL]	Extend AL sign bit into AH	Block Transfer and Search (Continued)
CMP	RWD,RBS	3A 11ddddd	3.	X X X X X X	(RBD) → [RBS]	Subtract the contents of register RBS from register RBD	Block Transfer and Search (Continued)
CMP	RWD,RWS	3B 11ddddd	3.	X X X X X X	(RWD) → [RWS]	Subtract the contents of register RWS from register RWD	Block Transfer and Search (Continued)
CWD		99	5	X X X X X X	(DX) → [AX]	Extend AX sign bit into DX	Block Transfer and Search (Continued)
DIV	RBS	F6 11110ss	80-90	U U U U U U	(AX) → [AX]/[RBS]	Divide the 16-bit contents of register AX by the 8-bit contents of RBS, treat remainder in DX	
DIV	RWS	F7 11110ss	144-162	U U U U U U	(DX) → [AX]/[RWS]	Divide the 16-bit contents of register AX by the 8-bit contents of RWS, treat remainder in DX	
DIV	RBS	F6 11111ss	101-112	U U U U U U	(AX) → [AX]/[RBS]	Divide the 16-bit contents of register AX by the 8-bit contents of RBS, treat remainder in DX	
IDIV	RWS	F7 11111ss	165-184	U U U U U U	(DX) → [AX]/[RWS]	Divide the 32-bit contents of register AX by the 8-bit contents of RWS, treat remainder in DX	
IDIV	RBS	F6 11111ss	166-184	U U U U U U	(AX) → [AX]/[RBS]	Divide the 32-bit contents of register AX by the 8-bit contents of RBS, treat remainder in DX	
IMUL	RBS	F6 11101ss	80-98	X U U U U U	(AX) → [AL] • [RBS]	Multiply the 16-bit contents of register AX by the 16-bit contents of RBS, treat both numbers as unsigned binary numbers. Store the 16-bit product in AX	
IMUL	RWS	F7 11101ss	128-154	X U U U U U	(DX) → [AX] • [RWS]	Multiply the 16-bit contents of register AX by the 16-bit contents of RWS, treat both numbers as signed binary numbers. Store the 16-bit product in AX	
MUL	RBS	F6 11100ss	70-77	X U U U U U	(AX) → [AL] • [RBS]	Multiply the 16-bit contents of register AX by the 16-bit contents of RBS, treat both numbers as unsigned binary numbers. Store the 16-bit product in AX	
MUL	RWS	F7 11100ss	118-133	X U U U U U	(DX) → [AX] • [RWS]	Multiply the 16-bit contents of register AX by the 16-bit contents of RWS, treat both numbers as unsigned binary numbers. Store the 16-bit product in AX	
OR	RBD,RBS	0A 11ddddd	3.	0 0 0 0 0 0	(RBD) → [RBD] OR [RBS]	OR the 8-bit contents of register RBS with register RBD	
OR	RWD,RWS	0B 11ddddd	3.	0 0 0 0 0 0	(RWD) → [RWD] OR [RWS]	OR the 8-bit contents of register RWS with register RWD	

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Mnemonic	Operands(s)	Object Code	Clock Cycles	Stages	Operation Performed	Register - Register Operate
ADC	RBD,RBS	12 11ddddd	3.	X X X X X X	RBD → [RBD + [RBS + [C]]]	Store the 8-bit contents of register RBS, plus the extra segment data byte addressed by the DI index register using string data addressing	Block Transfer and Search (Continued)
ADC	RWD,RWS	13 11ddddd	3.	X X X X X X	RWD → [RWD + [RWS + [C]]]	Store the 8-bit contents of register RWS, plus the extra segment data byte addressed by the DI index register using string data addressing	Block Transfer and Search (Continued)
ADD	RBD,RBS	02 11ddddd	3.	X X X X X X	RWD → [RBD + [RBS + [C]]]	Compare AX register contents with the extra segment data byte addressed by the DI index register using string data addressing	Block Transfer and Search (Continued)
ADD	RWD,RWS	03 11ddddd	3.	X X X X X X	RWD → [RWD + [RWS + [C]]]	Compare AL register contents with the extra segment data byte addressed by the DI index register using string data addressing	Block Transfer and Search (Continued)
AND	RBD,RBS	22 11ddddd	3.	0 0 0 0 0 0	(RBD) → [RBD AND RBS]	AND the 16-bit contents of register RBS to register RWD	Block Transfer and Search (Continued)
AND	RWD,RWS	23 11ddddd	3.	0 0 0 0 0 0	(RWD) → [RWD AND RWS]	AND the 16-bit contents of register RWS to register RWD	Block Transfer and Search (Continued)
CBW		98	2.	X X X X X X	(AH) → [AL]	Extend AL sign bit into AH	Block Transfer and Search (Continued)
CMP	RWD,RBS	3A 11ddddd	3.	X X X X X X	(RBD) → [RBS]	Subtract the contents of register RBS from register RBD	Block Transfer and Search (Continued)
CMP	RWD,RWS	3B 11ddddd	3.	X X X X X X	(RWD) → [RWS]	Subtract the contents of register RWS from register RWD	Block Transfer and Search (Continued)
CWD		99	5	X X X X X X	(DX) → [AX]	Extend AX sign bit into DX	Block Transfer and Search (Continued)
DIV	RBS	F6 11110ss	80-90	U U U U U U	(AX) → [AX]/[RBS]	Divide the 16-bit contents of register AX by the 8-bit contents of RBS, treat remainder in DX	
DIV	RWS	F7 11110ss	144-162	U U U U U U	(AX) → [AX]/[RWS]	Divide the 16-bit contents of register AX by the 8-bit contents of RWS, treat remainder in DX	
IDIV	RBS	F6 11111ss	101-112	U U U U U U	(AX) → [AX]/[RBS]	Divide the 16-bit contents of register AX by the 8-bit contents of RBS, treat remainder in DX	
IDIV	RWS	F7 11111ss	165-184	U U U U U U	(DX) → [AX]/[RWS]	Divide the 32-bit contents of register AX by the 8-bit contents of RWS, treat remainder in DX	
IMUL	RBS	F6 11101ss	80-98	X U U U U U	(AX) → [AL] • [RBS]	Multiply the 16-bit contents of register AX by the 16-bit contents of RBS, treat both numbers as signed binary numbers. Store the 16-bit product in AX	
IMUL	RWS	F7 11101ss	128-154	X U U U U U	(DX) → [AX] • [RWS]	Multiply the 16-bit contents of register AX by the 16-bit contents of RWS, treat both numbers as signed binary numbers. Store the 16-bit product in AX	
MUL	RBS	F6 11100ss	70-77	X U U U U U	(AX) → [AL] • [RBS]	Multiply the 16-bit contents of register AX by the 16-bit contents of RBS, treat both numbers as unsigned binary numbers. Store the 16-bit product in AX	
MUL	RWS	F7 11100ss	118-133	X U U U U U	(DX) → [AX] • [RWS]	Multiply the 16-bit contents of register AX by the 16-bit contents of RWS, treat both numbers as unsigned binary numbers. Store the 16-bit product in AX	
OR	RBD,RBS	0A 11ddddd	3.	0 0 0 0 0 0	(RBD) → [RWD OR [RBS]	OR the 8-bit contents of register RBS with register RBD	
OR	RWD,RWS	0B 11ddddd	3.	0 0 0 0 0 0	(RWD) → [RWD OR [RWS]	OR the 8-bit contents of register RWS with register RWD	

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Type	Register	Operands(s)	Object Code	Clock Cycles	Stages	Operation Performed
INC	RB	FE 11000ddd	3.	X	O D I T S Z A P C	Increments the 16-bit contents of register RB
NEG	RW	01000ddd	2.	X	X X X X X X	(RW) → [RB] + 1 Increments the 8-bit contents of register RW
NEG	RB	F6 11011ddd	3.	X	X X X X X X	(RB) → [RW] + 1 Increments the 8-bit contents of register RB
NOT	RW	F7 11010ddd	3.	X	X X X X X X	[RW] → [RB] Twos complement the 16-bit contents of register RW
NOT	RB	F6 11010ddd	3.	X	X X X X X X	[RB] → [RW] + 1 Twos complement the 8-bit contents of register RB
RCI	RW	11010000 11010ddd	3.	X	X X X X X X	[RW] → [RW] Rotates left through Carry the 8-bit contents of register RW
RCI	RB	11010000 11011ddd	3.	X	X X X X X X	[RB] → [RB] Rotates right through Carry the 8-bit contents of register RB
ROL	RW	11010000 11000ddd	N=1,2	X	X X X X X X	Rotate left the 8-bit contents of RB register, or the 16-bit contents of RW register left for memory operate
ROL	RB	11010000 11001ddd	N=1,2	X	X X X X X X	Rotate left the 8-bit contents of RB register, or the 16-bit contents of RW register left for memory operate
RRR	RW	11010000 11000ddd	N=1,4N+8	X	X X X X X X	Rotate left the 8-bit contents of RB register, or the 16-bit contents of RW register left for memory operate
RRR	RB	11010000 11010ddd	N=1,4N+8	X	X X X X X X	Rotate left the 8-bit contents of RB register, or the 16-bit contents of RW register left for memory operate
SAL	RW	11010000 11000ddd	N=1,2	X	X X X X X X	Shift right the 8-bit contents of RB register, or the 16-bit contents of RW register, as illustrated for memory operate
SAL	RB	11010000 11010ddd	N=1,2	X	X X X X X X	Shift right the 8-bit contents of RB register, or the 16-bit contents of RW register, as illustrated for memory operate
SAR	RW	11010000 11111ddd	N=1,2	X	X X X X X X	Shift right the 8-bit contents of register RB, or the 16-bit contents of register RW, as illustrated for memory operate
SAR	RB	11010000 11110ddd	N=1,2	X	X X X X X X	Shift right the 8-bit contents of register RB, or the 16-bit contents of register RW, as illustrated for memory operate
SHL	RW	11010000 11111ddd	N=1,2	X	X X X X X X	Shift left the 8-bit contents of register RB, or the 16-bit contents of register RW, as illustrated for memory operate
SHL	RB	11010000 11110ddd	N=1,2	X	X X X X X X	Shift left the 8-bit contents of register RB, or the 16-bit contents of register RW, as illustrated for memory operate
SHR	RW	11010000 11101ddd	N=1,2	X	X X X X X X	Shift right the 8-bit contents of register RB, or the 16-bit contents of register RW, as illustrated for memory operate
SHR	RB	11010000 11100ddd	N=1,2	X	X X X X X X	Shift right the 8-bit contents of register RB, or the 16-bit contents of register RW, as illustrated for memory operate
POP	DADDR	BF 80000bbb	[DISP][DISP]	17+EA	X X X X X X	Load the 16-bit Stack word, addressed using Stack address using Stack addressing, into the 16-bit bit offset memory word addressed by DADDR, increment SP by 2
POP	SR	01011ddd	8	8	X X X X X X	(RW) → [SP], [SP] → [SP] + 2
POP	POP	00001111	8	8	X X X X X X	(RW) → [SR], [SP] → [SP] + 2
PUSH	DADDR	FF 80110bbb	[DISP][DISP]	16+EA	X X X X X X	Stores Flags register into the 16-bit Stack word, addressed using Stack address using Stack addressing, into the 16-bit bit offset memory word addressed by DADDR, increment SP by 2
PUSH	SR	01011ddd	9d	9	X X X X X X	(SP) → [SP], [SP] → [EA]

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Mnemonic	Operands(s)	Object Code	Clock Cycles						Operation Performed					
			Stages			Control			Stages			Control		
SB	RWD,RWS	1B 11dddds	3.	X	X	X	X	X	X	X	X	X	X	C
SBB	RWD,RWS	1B 11dddds	3.	X	X	X	X	X	X	X	X	X	X	[C]
SUB	RBD,RBS	2A 11dddds	3.	X	X	X	X	X	X	X	X	X	X	[RWD] → [RWD] - [RBS]
SUB	RWD,RWS	2B 11dddds	3.	X	X	X	X	X	X	X	X	X	X	[RWD] → [RWD] - [RWS]
TEST	RBD,RBS	84 11regreg	3.	0	X	X	U	X	X	X	X	X	X	Subtract the 16-bit contents of register RBS from RWD using two's complement arithmetic if the Carry status was originally 1. Decrements the result by one (RWD) AND (RBS).
TEST	RWD,RWS	85 11regreg	3.	0	X	X	U	X	X	X	X	X	X	Subtract the 16-bit contents of register RWS from RWD using two's complement arithmetic if the Carry status was originally 1. Decrements the result by one (RWD) AND (RWS).
XOR	RBD,RBS	30 11dddds	3.	0	X	X	U	X	X	X	X	X	X	(RWD) → (RWD) XOR (RBS)
XOR	RWD,RWS	31 11dddds	3.	0	X	X	U	X	X	X	X	X	X	(RWD) → (RWD) XOR (RWS)
AAA	AAA	37	4.	U	U	U	X	U	U	U	U	U	U	ASCII adjust All register contents for addition (as described in accompanying text)
AAD	AAA	65 0A	60	U	U	U	X	U	X	U	U	U	U	Decimal adjust is divided in A. Prior to dividing an unpacked decimal divisor, to generate an unpacked decimal quotient. (See accompanying text for details)
AAM	AAA	D4 0A	83	U	U	U	X	X	U	X	U	U	U	After multiplying a unpacked decimal operands, adjust product in A to become an unpacked decimal result. (See accompanying text for details)
AAS	AAA	3F	4.	U	U	U	X	X	X	X	U	U	U	After adding two packed decimal numbers, adjust the sum in AL so that it too is an unpacked decimal number. (See accompanying text for details)
DAS	DEC	27	2.	X	X	X	X	X	X	X	X	X	X	After subtracting two unpacked decimal numbers, adjust the difference in AL so that it too is a packed decimal number. (See accompanying text for details)
DEC	DEC	2F	4.	U	U	U	X	X	X	X	X	X	X	After adding two packed decimal numbers, adjust the sum in AL so that it too is a packed decimal number. (See accompanying text for details)
DAS	DEC	EE 11001ddd	3.	X	X	X	X	X	X	X	X	X	X	After subtracting two decimal numbers, adjust the difference in AL so that it too is a packed decimal number. (See accompanying text for details)
DEC	DEC	01001ddd	2.	X	X	X	X	X	X	X	X	X	X	After subtracting two decimal numbers, adjust the difference in AL so that it too is a packed decimal number. (See accompanying text for details)

Table 5-4. A Summary of 8086 and 8088 Instructions (Continued)

Mnemonic	Operands(s)	Object Code	Clock Cycles	Statuses	Operation Performed								
					O	D	I	T	S	Z	A	P	C
ESC	DDDR	1101xxxx axxxxxbb [DISP][DISP]	8+EA										
HLT	LOCK	001reg110 F0 2.	+ 2										
SEG	SR	9B 3+5n 90											
WAIT	NOP												
Other													

Table 5-A. A Summary of 8086 and 8088 Instructions (Continued)

Mnemonic	Operands(s)	Object Code	Clock Cycles	Statuses	Operation Performed						Status	
					O	D	I	T	S	Z	A	
STI	STD	F9 2. 1 [C] → 1	2.									
STC	STC	9E 4.	4.	X X X X X X X X X X X X X X X X								
SAHF		9F 4.	4.	X X X X X X X X X X X X X X X X								
LAHF		F5 2.	2.	X X X X X X X X X X X X X X X X								
CMC		FA 2.	2.	X X X X X X X X X X X X X X X X								
CLI		FC 2.	2.	X X X X X X X X X X X X X X X X								
CLD		F8 2.	2.	X X X X X X X X X X X X X X X X								
CLC		FA 2.	2.	X X X X X X X X X X X X X X X X								
INT	INTO	CC 52 4 or 53	24	O O O O O O O O O O O O O O O O								Interrupts
INT	INTR	CF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0										
PUSH	SR	9C 10 11 0000110										Stack (Cont.)
PUSHF												

Table 5-A. A Summary of 8086 and 8088 Instructions (Continued)