


Microcontroller Based System Design

- This class is focused on the principles and practices of modern embedded systems design.
- In class, we will focus on computer architecture beyond the CPU, fundamentals of the hardware/software interface, techniques for sensing and controlling the physical world, and a few other topics.
- We will focus on the ARM Cortex-M3 (Acorn RISC (Reduced instruction set computing) Machine), FPGAs (Field Programmable Gate Array) and other supporting software, to learn how to build and program embedded systems.

What is driving the
embedded everywhere explosion?

Embedded, everywhere




Outline

Technology Trends


Design Questions

Bell's Law of Computer Classes:

A new computing class roughly every decade




“Roughly every decade a new, lower priced computer class forms based on a new programming platform, network, and interface resulting in new usage and the establishment of a new industry.”



Adapted from
D. Culler 5

Moore's Law: IC transistor count doubles every two years



<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 2.66 GHz Number of transistors 582,000,000 Manufacturing technology 65nm</p>	<p>Intel Pentium® T processor introduced 2005 initial clock speed 3.2 GHz Number of transistors 291,000,000 Manufacturing technology 65nm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 1.7 GHz Number of transistors 55,000,000 Manufacturing technology 90nm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 1.5 GHz Number of transistors 42,000,000 Manufacturing technology 90nm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 500 MHz Number of transistors 9,500,000 Manufacturing technology 0.18µm</p>
<p>Intel Pentium® 4 processor introduced 2000 initial clock speed > 3 GHz Number of transistors 820,000,000 Manufacturing technology 45nm</p>	<p>Intel Pentium® T processor introduced 2005 initial clock speed 1.66 GHz Number of transistors 1,720,000,000 Manufacturing technology 90nm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 2.93 GHz Number of transistors 291,000,000 Manufacturing technology 65nm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 1 GHz Number of transistors 220,000,000 Manufacturing technology 0.13µm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 300 MHz Number of transistors 7,500,000 Manufacturing technology 0.25µm</p>
<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 66 MHz Number of transistors 3,100,000 Manufacturing technology 0.8µm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 25 MHz Number of transistors 1,200,000 Manufacturing technology 1µm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 6 MHz Number of transistors 134,000 Manufacturing technology 1.5µm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 500-800 KHz Number of transistors 3,500 Manufacturing technology 10µm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 200 MHz Number of transistors 5,500,000 Manufacturing technology 0.6µm</p>
<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 16 MHz Number of transistors 275,000 Manufacturing technology 1.5µm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 5 MHz Number of transistors 29,000 Manufacturing technology 3µm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 5 MHz Number of transistors 29,000 Manufacturing technology 3µm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 2 MHz Number of transistors 4,500 Manufacturing technology 6µm</p>	<p>Intel Pentium® 4 processor introduced 2000 initial clock speed 108 KHz Number of transistors 2,300 Manufacturing technology 10µm</p>

Photo Credit: Intel

Flash memory scaling:

Rise of density & volumes; Fall (and rise) of prices






Figure-1 32Gb MLC NAND Flash contract price trend




MEMS Accelerometers: Rapidly falling price and power




0(mA)



Price
Power




25 μ A @ 25 Hz



ADXL345


[Analog Devices, 2009]




10 μ A @ 10 Hz @ 6 bits

[ST Microelectronics, annnc. 2009]



Energy harvesting and storage: Small doesn't mean powerless...



Thin-film batteries




Piezoelectric
[Holst/IMEC]




Electrostatic Energy
Harvester [ICL]




RF [Intel]



Clare Solar Cell




Shock Energy Harvesting
CEDRAT Technologies




Thermoelectric Ambient
Energy Harvester [PNNL]


Machine Levels



$$A = \pi r^2$$





Why study 32-bit MCUs and FPGAs?




Why study the ARM architecture
(and the Cortex-M3 in particular)?

What differentiates these
products from one another?

The difference is...




Peripherals
Peripherals
Peripherals




AI15250

Architecture

Registers



Address Space




Data processing instructions

Table A4-2 Standard data-processing instructions

Mnemonic	Instruction	Notes
ADC	Add with Carry	-
ADD	Add	Thumb permits use of a modified immediate constant or a zero-extended 12-bit immediate constant.
ADR	Form PC-relative Address	First operand is the PC. Second operand is an immediate constant. Thumb supports a zero-extended 12-bit immediate constant. Operation is an addition or a subtraction.
AND	Bitwise AND	-
BIC	Bitwise Bit Clear	-
CMN	Compare Negative	Sets flags. Like ADD but with no destination register.
CMP	Compare	Sets flags. Like SUB but with no destination register.
EOR	Bitwise Exclusive OR	-
MOV	Copies operand to destination	Has only one operand, with the same options as the second operand in most of these instructions. If the operand is a shifted register, the instruction is an LSL, LSR, ASR, or ROR instruction instead. See <i>Shift instructions</i> on page A4-10 for details. Thumb permits use of a modified immediate constant or a zero-extended 16-bit immediate constant.

Application Program Status Register (APSR)



APSR bit fields are in the following two categories:

- Reserved bits are allocated to system features or are available for future expansion. Further information on currently allocated reserved bits is available in *The special-purpose program status registers (xPSR)* on page B1-8. Application level software must ignore values read from reserved bits, and preserve their value on a write. The bits are defined as UNK/SBZP.
- Flags that can be set by many instructions:
 - N, bit [31] Negative condition code flag. Set to bit [31] of the result of the instruction. If the result is regarded as a two's complement signed integer, then $N = 1$ if the result is negative and $N = 0$ if it is positive or zero.
 - Z, bit [30] Zero condition code flag. Set to 1 if the result of the instruction is zero, and to 0 otherwise. A result of zero often indicates an equal result from a comparison.
 - C, bit [29] Carry condition code flag. Set to 1 if the instruction results in a carry condition, for example an unsigned overflow on an addition.
 - V, bit [28] Overflow condition code flag. Set to 1 if the instruction results in an overflow condition, for example a signed overflow on an addition.
 - Q, bit [27] Set to 1 if an SSAT or USAT instruction changes (saturates) the input value for the signed or unsigned range of the result.