Atıf Formatları
1.5 Bit/Stage, 12-Bit Pipeline ADC Design with Foreground Calibration
  • IEEE
  • ACM
  • APA
  • Chicago
  • MLA
  • Harvard
  • BibTeX

S. Aygün Et Al. , "1.5 Bit/Stage, 12-Bit Pipeline ADC Design with Foreground Calibration," International Journal of Advancements in Electronics & Electrical Engineering , vol.7, no.1, pp.164-168, 2018

Aygün, S. Et Al. 2018. 1.5 Bit/Stage, 12-Bit Pipeline ADC Design with Foreground Calibration. International Journal of Advancements in Electronics & Electrical Engineering , vol.7, no.1 , 164-168.

Aygün, S., Kouhalvandi, L., & Güneş, E. O., (2018). 1.5 Bit/Stage, 12-Bit Pipeline ADC Design with Foreground Calibration. International Journal of Advancements in Electronics & Electrical Engineering , vol.7, no.1, 164-168.

Aygün, Sercan, Lida Kouhalvandi, And Ece Olcay Güneş. "1.5 Bit/Stage, 12-Bit Pipeline ADC Design with Foreground Calibration," International Journal of Advancements in Electronics & Electrical Engineering , vol.7, no.1, 164-168, 2018

Aygün, Sercan Et Al. "1.5 Bit/Stage, 12-Bit Pipeline ADC Design with Foreground Calibration." International Journal of Advancements in Electronics & Electrical Engineering , vol.7, no.1, pp.164-168, 2018

Aygün, S. Kouhalvandi, L. And Güneş, E. O. (2018) . "1.5 Bit/Stage, 12-Bit Pipeline ADC Design with Foreground Calibration." International Journal of Advancements in Electronics & Electrical Engineering , vol.7, no.1, pp.164-168.

@article{article, author={Sercan AYGÜN Et Al. }, title={1.5 Bit/Stage, 12-Bit Pipeline ADC Design with Foreground Calibration}, journal={International Journal of Advancements in Electronics & Electrical Engineering}, year=2018, pages={164-168} }