Timing sensitivity analysis of logical nodes in scan design integrated circuits by pulsed diode laser stimulation


KIYAN T. , BRILLERT C., BOIT C.

International Symposium on Testing and Failure Analysis (ISTFA), 01 November 2008

  • Publication Type: Conference Paper / Full Text
  • Yıldız Technical University Affiliated: Yes